Abstract-This paper introduces a design aspects of low power phase locked loop using VLSI technology.The phase locked loop is designed using latest 45nm process technology parameters, which in turn offers high speed performance at low power. The main quality related to the 45nm technology such as the high-k gate oxide ,metal-gate and very low-k interconnect dielectric described.
I. INTRODUCTION
This document is a template. An electronic copy can be downloaded from the Journal website. For questions on paper guidelines, please contact the journal publications committee as indicated on the journal website. Information about final paper submission is available from the conference web A phase locked loop system is negative f/b system where an signal which generate oscillator is phase and frequency locked to a reference signal. A reference signal is usually retrieved from a crystal oscillator. A crystal oscillator reference is kept in MHz range and is concider to be the most stable form of oscillator available. High frequency crystals are really expensive and hence not used in the system to reduce overall costs.
More precisely ,a PLL circuit synchronizes an output signal (phase and frequency) with respect to references. When the PLL gets locked the phase error between output and input signal is zero or should remain at a constant phase error. If the frequency of reference and output gets locked but not the phase, then the PLL system disrupts the output again and keeps running unless both phase and frequency gets locked. Therefore a control mechanism develops unless the phase is fully locked, and thus the name phase locked loop. Basically there are three fundamental blocks in PLL, namely :
1 Phase detector 2 Loop filter 3 VCO
II. IMPLEMENTATION OF PLL CIRCUITS A. Phase Frequency Detector
Phase Detector are merged, such that it can detect both phase and As the name suggest that the phase detector and the frequency frequency differences. It is only possible for the periodic signals [11] . It consists of two edge-triggered resettable D-flip-flops with their D inputs connected to logic 1. The reference frequency signal (A) and the signal derived from its divider output (B) form the two inputs of the flip-flops and QA (UP) and QB (DOWN) are the outputs [7] . This circuit shown in figure 2 compares the phase and frequency of these two input signals and generates an error signal which is proportional to the phase deviation between them. 
B. Low Pass Filter
It is imperative to note that the output translated from the phase detector output consists of a undesirable highfrequency components and a desirable dc component. Thus, the low pass filter is one of the key design components which serve to effectively filter out the undesired AC component and provides a steady control voltage or the dc level to operate the VCO [8] .
C. Voltage Controlled Oscillator
A voltage controlled oscillator or VCO is the main block Of PLL system. All the blocks apart from VCO make its frequency and phase stable. More precisely they are designed to control the VCO phase and frequency with respect to reference. The maximum operating frequency of the VCO also decides the maximum output frequency of the PLL system.
III. NOISE IN PLL
The total noise of the PLL is nothing but the summation of the individual noise contribution of different PLL building blocks. The VCO and frequency divider are the blocks which contribute most of the noise in a PLL ,because they are the blocks which are dealing with the high frequency signal .The other blocks such as PFD ,loop filter can be designed in such a way that they will not contribute noise significantly to the PLL.
Phase noise is the measure of variations in the frequency domain. Figure 6 shows a plot of a VCO signal exhibiting phase noise .If the phase noise was not present ,the entire power of the oscillator would be focused at the center frequency W0.However , the phase noise spreads some of the oscillator power to adjacent frequencies ,which results in the sidebands. 
IV. SIMULATION RESULTS
The transient response of the PLL is as shown in figure. Here it can be observed that the filter output comes to stable after a period of 220 ns which is called as settling time or lock in time.
Fig shows how the reference and the feedback input signal Locks after 220 ns .After the mentioned lock in time, the control voltage maintains a constant voltage level whereas the frequency of the reference and the feedback input signal also remains constant. But there is an offset phase difference throughout the time period . V. CONCLUSION A phase locked loop with low phase noise is designed here.The lock time and lock range are also measured. The lock time of PLL is 220ns and lock range is found as 250 -950 GHz. The designed PLL get phase noise -91.74dBc/Hz at 1MHz offset frequency. We also compare the study at various technology. The center frequency of oscillation of VCO.
IV. COMPARISON CHART OF VARIOUS TECHNOLOGIES

